Dynamic Power Consumption and Delay Analysis for Ultra-Low Power 2 to 1 Multiplexer Designs

نویسندگان

چکیده

This paper highlights a comparative analysis of eight diverse techniques for 2 to 1 multiplexer implementation. The functionality is identical but significant differences in dynamic power consumption and propagation delay are observed. aims enable the designer pick out best fit structure specific application keeping with their design requirement. multiplexers designed at 90 nm technology node simulated supply voltage 1V.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of Ultra Low Power 8-channel Analog Multiplexer Using Dynamic Threshold for Biosignals

The design of an ultra low voltage, low power high speed 8 channel Analog multiplexer in 180nm CMOS technology is presented. A modified transmission gate using a dynamic threshold voltage MOSFET (DTMOS) is employed in the design. The design is optimized with respect to critical requirements like short switching time, low power dissipation, good linearity and high dynamic range with an operating...

متن کامل

Ultra Low Power Consumption Military Communication Systems

New military communications require increased versatility for the transmission of a wide range of data, voice and images. There are many algorithms needed for communication like FFT (Fast Fourier Transform), DCT (Discrete Cosine Transforms), Viterbi coders and decoders, trellis techniques etc. Advances in VLSI technology continue to improve the quality of algorithm that can be implemented on a ...

متن کامل

Ultra-low power circuits for power management

who gave me the opportunity to work in this group. I am particularly grateful for the assistance given by my patient supervisor Janko Katic. His guidance and suggestions were indispensable for the design of the presented circuits. The excellent plan gave me the proper passion to carry through this Master Thesis. I would thank Ayobami and Jiazuo for sharing with me the office and a portion of th...

متن کامل

Sub-threshold Logic for Ultra-Low Power Consumption

In the ultra low power end of design spectrum when performance is of secondary importance, digital subthreshold logic circuits are more applicable than the regular MOS logic. In this paper, we propose two different subthreshold logic families: 1) variable threshold voltage subthreshold CMOS (VT-Sub-CMOS) and 2) subthreshold dynamic threshold voltage MOS (SubDTMOS) logic. Both these logic famili...

متن کامل

Ultra Low Power 1-Bit Full Adder

In this paper we propose a new 9 transistor 1-bit full adder. The proposed circuit performs efficiently in subthreshold region to employ in ultra low power applications. The main design objective for this new circuit is low power consumption and full voltage swing at a low supply voltage. The proposed cell also remarkably improves the power consumption, power delay product and has better noise ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Advances in Electrical and Electronic Engineering

سال: 2021

ISSN: ['1804-3119', '1336-1376']

DOI: https://doi.org/10.15598/aeee.v19i2.3821